UK: Cambridge Scientific Publishers, 2014. Kuznetsov, Nonlinear Mathematical Models of Phase-Locked Loops, Stability and Oscillations (Stability Oscillations and Optimization of Systems). Farrell, “Nonlinear Analysis of the 2nd Order Digital Phase Locked loop,” in IET Irish Signals and Systems Conference, NUI, Galway, 2008, pp. Nordin, “Robust Motion Controller Design for Precise Tracking of Ball Screw Driven Positioning System,” Journal of Advanced Manufacturing Technology, vol. Bezboruah, “Impact of gamma - optimization parameters and phase margin on closed loop gain of phase-locked loop,” International Journal of Electronics and Communication Engineering, vol. Ichino, “PLL design technique by a loop-trajectory analysis taking decision-circuit phase margin into account for over-10-Gb/s clock and data recovery circuits,” IEEE Journal Solid-State Circuits, vol. Best, Phase-Locked Loops: Design, Simulation, and Application. Wong, “A PLL clock generator with 5 to 110 MHz of lock range for microprocessors,” IEEE Journal of Solid-State Circuits, vol. Baudoin, “Analysis of a PLL Based Frequency Synthesizer using Switched Loop Bandwidth for Mobile WiMAX,” in 18th International Conference Radioelektronika, Prague, Czech Republic, 2008, pp. Gurbuz, “A Fully Integrated Multiband Frequency Synthesizer for WLAN and WiMAX applications,” in the 5th European Microwave Integrated Circuits Conference, Paris, France, 2010, pp. Patil, “Design and Analysis of Second and Third Order PLL at 450MHz,” International Journal of VLSI Design and Communication Syststem, vol. Razavi, Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design. Camenzind, “Frequency-selective integrated circuits using phase-lock techniques,” IEEE Journal of Solid-State Circuits, vol. Digest of Technical Papers, Philadelphia, USA, 1969, pp. Camenzind, “Phase locking as a new approach for tuned integrated circuits,” in IEEE International Solid-State Circuits Conference. Chanikya, “Design and analysis of phase locked loop in 90nm CMOS,” in Thirteenth International Conference on Wireless and Optical Communications Networks (WOCN), Hyderabad, Telangana State, India, 2016, pp. Pervan, “A GPS phase-locked loop performance metric based on the phase discriminator output,” Sensors, vol. Gameiro, “An Extended Phase-Locked Loop for Clock Synchronization Applications,” in Global Telecommunications Conference, San Francisco, USA, 1994, pp.
0 Comments
Leave a Reply. |
Details
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |